## From Haskell To Hardware

Matthijs Kooijman, Christiaan Baaij & Jan Kuper

# Designing Hardware

#### • Behavioral descriptions:

- What the hardware does
- Structural descriptions:
  - How the hardware does it

#### Behavioral

#### Structural

# 'Holy Grail'

- Algorithms often described as a set of mathematical equations
- `Holy Grail' Hardware descriptions:
  - Input: Mathematical equation
  - Output: Perfect Hardware

# Hardware & Functional Languages

- Calculate: 2 \* 3 + 3 \* 4
- Just like functional languages, there is no preordained order in combinatorial hardware.
- Just like functional languages, operations in hardware *can* happen in parallel.
- Parallel execution is default in hardware!

# Purity & State

- Purity: Same arguments, Same result
- Hardware has State...
- How do we make pure hardware description that have state?

#### State



A	B	Out
I		-
I	2	3
Ι		4
2	2	8

#### State

A	В	S	Out
		0	-
I	2	I	3
I	I	3	4
2	2	4	8



#### Simulation

- Simulation is easy:
- Map hardware over series of input variables, using State as accumulator

run f s (i:is) = o : (run f s' is)
where
 (s',o) = f s i

### FIR filter

Dot-product:  $y = \vec{x} \bullet \vec{h}$ 

Applied to a stream of values:

### FIR filter

fir (State pxs) x = (State (pxs<++x), pxs \*\* hs)
where</pre>

hs = [2, 3, -2, 4]

- pxs:Previous x's (state)
  - x: New input value
  - hs:Coefficients

pxs<++x:Remember new x, remove oldest
pxs\*\*hs:dot-product</pre>

pxs <++ x = tail pxs ++ [x]
pxs \*\* hs = foldl (+) 0 (zipWith (\*) pxs hs)</pre>



## CλaSH

- We want to translate a functional description to hardware.
- Hardware is usually represented by a netlist, a series of components connected by wires.
- We translate Haskell to VHDL, an existing hardware description language with available tooling.

## CλaSH

- Not all of Haskell has a direct correspondence with hardware:
  - Infinite Lists
  - Dynamic Lists
  - Recursion
  - etc.
- This means there are certain restrictions

## CλaSH

- CAES Language for Synchronous Hardware
- (Mostly) structural descriptions of hardware for synchronous hardware.
- Structural properties are not inferred, but have to be specified by the hardware designer.

## FIR in $C\lambda aSH$

type Word = SizedInt D16
type Vec4 = Vector D4 Word

fir :: State Vec4 -> Word -> (State Vec4, Word)
fir (State pxs) x = (State (pxs<++x), pxs \*\* hs)
where</pre>

hs = ([2,3,-2,4] :: Vec4)

## FIR in $C\lambda aSH$

```
type Word = SizedInt D16
type Vec4 = Vector D4 Word
```

fir :: State Vec4 -> Word -> (State Vec4, Word)
fir (State pxs) x = (State (pxs<++x), pxs \*\* hs)
where
hs = ([2,3,-2,4] :: Vec4)</pre>

hs actually has to be specified as such:

## FIR in ChaSH

```
type Word = SizedInt D16
type Vec4 = Vector D4 Word
```

fir :: State Vec4 -> Word -> (State Vec4, Word)
fir (State pxs) x = (State (pxs<++x), pxs \*\* hs)
where</pre>

hs = ([2,3,-2,4] :: Vec4)

hs actually has to be specified as such:
 hs = \$(vectorTH [2::Word,3,-2,4])

#### Vectors

- The size of the vector is part of the type:
  - Unconstrained Vector type:

NaturalT n => Vector n a

• Example of Constrained Vector type: Vector D4 a

## **Compilation Pipeline**

#### *Haskell* <u>GHC (front-end)</u> *Core*

 $\frac{\text{Normalization}}{Core}$ 

 $\frac{\text{Back-end}}{VHDL}$ 

 $\frac{\text{Synthesis Tool}}{\text{Netlist}}$ 

### Normalization

- Normalization: apply transformations until description is in normal form.
- A reduction system
- Around 20 transformation rules
- Properties such as Termination, Church-Rosser are assumed and likely, but not yet proven.

# Why normalization?

- Netlist: components connected by wires
- Core does not always correspond directly to a netlist
- Example problem: What is the name of the output port of the following function?

square 
$$x = x * x$$

## Why normalization?

square x = x \* x



#### Transformation

 $\frac{func = E}{func = let res = E in res} E has no name$ 

square 
$$x = x * x$$
  
square  $x = let$  res  $= x * x$  in res

### Normal form

• Square is now in *normal form*:

square :: SizedInt D16 -> SizedInt D16 square x = let res = x \* x in resEntity input port Architecture output port

## VHDL

square :: SizedInt D16 -> SizedInt D16 square x = let res = x \* x in resEntity input port Architecture output port

entity square is
 port (x : in signed (0 to 15);
 res : out signed (0 to 15));
end entity square;

architecture structural of square is
begin

res = resize(x \* x, 16);
end architecture structural;

### Problems

- Dependent types in Haskell are *fake*, only possible through certain extensions to the language.
- At times, we need to prove and add invariants, such as commutativity of addition.
- Haskell lacks proper support for specifying such invariants and their proofs.

# Consequences

- Invariants can only be incorporated through term-level proof builders, which are cumbersome in use.
- Invariants usually come into play when dealing with the specification of recursive functions.
- We chose not to expose this need for proofs to a developer.

## Consequences

- As proof builders are not supported, developers can not specify recursive functions!
- Temporary solution: (Limited) set of recursive vector transformations are compiled using predefined VHDL templates.

# Summary

- $C\lambda aSH$  has a solid base
- Lots of work to be done
- Will be used in courses on HW design, and as such hopefully attract many master students

#### Thanks